MT mediaLibTM for Chip MultiThreaded (CMT) Processors

نویسندگان

  • Liang He
  • Harlan McGhan
چکیده

Innovation in processor design tends to happen in waves. The introduction of the first 4-bit/8-bit microprocessor designs (the 4004/8008) by Intel in 1971/1972 triggered a wave of competing designs from other semiconductor companies, including Motorola, Zilog, MOS Technology, TI, Rockwell, RCA, Fairchild, and others. The SPARC® architecture was part of a wave of RISC processor designs that appeared between 1985-92, and included such famous (and not-so-famous) lines as MIPS, PA-RISC, Clipper, ROMP, 29000, 88000, i860, Alpha, and POWER. Even Intel’s massive and prolonged Itanium project was just one aspect of a wave of VLIW-style designs that crested in the 1990s, also encompassed Transmeta’s x86compatible low power Crusoe line, and succeeded in deluging the embedded space with a plethora of colorfully named media and signal processors like TriMedia, Mpact, Carmel, ManArray, MAP, StarCore, TigerSharc, Jazz, and Crescendo.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

CASC: A Cache-Aware Scheduling Algorithm For Multithreaded Chip Multiprocessors

In this paper we propose CASC, a cache-aware operating system scheduling algorithm for multithreaded chip multiprocessors (CMT). CMT is emerging as a popular architecture for server platforms, and most major hardware manufacturers plan or already have released CMT processors. It is the job of the operating system to manage the shared resources of the hardware, and the second-level (L2) cache is...

متن کامل

Algebraic Models of Simultaneous Multithreaded and Multi-core Processors

Much current work on modelling and verifying microprocessors can accommodate pipelined and superscalar processors. However, superscalar and pipelined processors are no longer state-of-the-art: Simultaneous Multithreaded (SMT) and Multi-core, or Chip-Level Multithreaded (CMT) microprocessors enable a single microprocessor implementation to present itself to the programmer as multiple (virtual in...

متن کامل

Modelling SMT and CMT Processors: A Simple Case Study DRAFT

This paper builds on a series examining models of pipelined and superscalar microprocessors and their correctness by extending them to Simulataneous Multithreaded (SMT) and Chip-Level Multithreaded (CMT) processors. SMT and CMT implementations behave, to the programmer, like separate processors (virtual in the case of SMT) that communicate by means of shared state. The timing relationships are ...

متن کامل

Performance of Multithreaded Chip Multiprocessors and Implications for Operating System Design

We investigated how operating system design should be adapted for multithreaded chip multiprocessors (CMT) – a new generation of processors that exploit thread-level parallelism to mask the memory latency in modern workloads. We determined that the L2 cache is a critical shared resource on CMT and that an insufficient amount of L2 cache can undermine the ability to hide memory latency on these ...

متن کامل

Algebraic Models of Simultaneous Multi-Threaded and multi-core Microprocessors

Superscalar microprocessors execute multiple instructions simultaneously by virtue of large amounts of (possibly duplicated) hardware. Much of this hardware is idle at least part of the time. simultaneous multithreaded (SMT) microprocessors utilize this idle hardware by interleaving multiple independent execution threads. In essence, a single physical processor appears to be multiple virtual pr...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2005